

Automatic Layout Integration of Bulk Built-In Current Sensors for Detection of Soft Errors

Mário Vinícius Guimarães
School of Engineering
Universidade Federal de Minas Gerais
Belo Horizonte, Brazil

Frank Sill Torres
Department of Electric Engineering
Universidade Federal de Minas Gerais
Belo Horizonte, Brazil

Abstract— Soft error resilience is of rising importance for the design of integrated circuits realized in CMOS nanometer technologies. Therefore, Bulk Built-In Current Sensors (BBICS) have been proposed as a fast and efficient technique for detecting transient faults that might lead to soft errors. An important requirement for application of these sensors in common designs is the automatic integration. The aim of this work is to present a methodology for automatic insertion of BBICS in common standard cell designs. Further, two different placement strategies are introduced and compared. Experiments demonstrate the feasibility of the approach and indicate requirements for future BBICS developments in order to reduce area offset.

Keywords—Soft error, transient fault, EDA, Bulk Built-in Current Sensors

I. INTRODUCTION

Current nanometer scale CMOS technologies are facing an increasing amount of fault sources that can lead to serious reliability problems. Examples are effects like parameter variations [1], oxide breakdown [2], and radiation [3]. In case of the latter, high energetic particles inject electrical charge into sensitive regions of the semiconductor devices that can result in transient faults and soft errors [4]. For long time, researches on soft errors due to radiation focused mainly on memories and avionics and aerospace applications. However, with the uprising of nanometer scale technologies, soft error resilience is also a concern for applications on ground level. Several concurrent error detection and/or correction techniques have been presented to avoid the effects of radiation. This includes multiple clocking schemes [5], checker based arithmetic units [6], and selective redundancy [7]. In contrast to these gate and system level techniques, Bulk Built-In Current Sensors (BBICS) are an approach on transistor level, which enables the detection of radiation induced particle strikes immediately after its occurrence [8]. The advantages of these sensors are fast error detection and low power penalty with moderate costs in terms of area [9-11].

However, to the best of our knowledge, there is still no solution for automatic integration of BBICS in random designs published. Thus, this work presents a modified standard cell design flow that enables the automatic insertion of modular BBICS [9, 12]. Further, requirements for layout and placing algorithms will be introduced. It can be said that the results of this work are an essential step towards the consolidation of the BBICS approach for application in common designs.

The rest of the paper is organized as follows. Section 2 gives preliminary information, while section 3 details the proposed flow. Section 4 discusses the layout design of the standard cells and Section 5 presents experimental results. Finally, section 6 concludes this work.

II. BASICS

This section presents fundamental information that support the understanding of the paper.

A. Standard Cell Design

Standard cell design is a CMOS design methodology that applies cells, which are pre-designed and pre-verified on logic, schematic, and layout level. This enables the separation of design tasks into different abstraction layers, *e.g.*, logic synthesis, placement, and routing [13].

The layout of each standard cell has same height but different widths. Further, cells are designed such that they can be placed horizontally next to each other. This also includes the adequate positioning of supply wires as well as N- and P-wells. Thus, cells can be organized in rows during placement.

B. Transient Faults and Soft Errors

Strikes of high energetic ion particles, like alpha particles or neutrons, into a sensitive region of an integrated device can cause transient faults that might turn into soft errors [4].

The most susceptible regions to ionizing radiation events are reverse biased junctions, as for instance the drain of a transistor in off-state. In the event of a hit, the particle's path forms an electron-hole pair track. When this track traverses a depletion region, carriers are rapidly collected by the electric field creating a distortion of the potential into a funnel shape [14]. This carrier collection can be observed as a current and voltage transient on the affected node. The following phase is dominated by diffusion, in which additional charge diffuses into the depletion region over a longer period of time [4].

The described effect can be modeled by double exponential current pulse I_{strike} by following equation [4]:

$$I_{strike}(t) = \frac{Q_{coll}}{t_f - t_r} \left(e^{-\frac{t}{t_f}} - e^{-\frac{t}{t_r}} \right) \quad (1)$$

with Q_{coll} is the total collected charge, t_r indicates the time constant for the funnel collection and t_f represents the second phase of carrier collection.

Hence, we propose to define for each cell i the two weight values $\gamma_n(i)$ and $\gamma_p(i)$, which are related to the bulk capacitances of its NMOS and PMOS devices. During clustering, the total weights $\gamma_{cl,n}$ and $\gamma_{cl,p}$ of the cluster are incremented when a standard cell is added to the cluster. Further, for both mBBICS head types are estimated the maximum capacitive loads $\beta_{max,n}$ and $\beta_{max,p}$ for which they have still sufficient sensibility.

The proposed methodology offers two kinds of mBBICS head cells, which are detailed in the following.

1) Double head

A *Double head* mBBICS cell consists of a NMOS and a PMOS type head. The resulting insertion algorithm is listed in Fig. 3. The processing of each row of the design starts with the initialization of the cluster weights (line 3). Next, cells are added successively to the cluster starting from left side (lines 5 and 6). This is done until the value of at least one of the total cluster weights $\gamma_{cl,n}$ and $\gamma_{cl,p}$ would cross the corresponding maximum capacitive load (line 7). Then, a *Doubled head* is inserted (line 10) and a new cluster is formed (lines 8 and 9). In case of an insertion in the layout, the current row is extended and all right-hand cells are shifted rightwards by the width of the *Doubled head*, which is then added. It should be noted that a *Doubled head* realizes the separation of the wells. Further, the netlist is updated in order to enable the later routing of the mBBICS head cell.

2) Single head

The disadvantage of the *Double head* cells is its incapability to handle unbalanced cell weights, *i.e.*, clusters in which $\gamma_{cl,n}$ and $\gamma_{cl,p}$ strongly differ. In these cases, one of the mBBICS heads in the *Double head* cell monitors less devices than it could. Hence, we propose the additional use of *Single head* cells, which consist of a single NMOS or PMOS type mBBICS head.

The modified algorithm is listed in Fig. 4. Similar to the previous algorithm it starts with an initialization of the cluster weights (line 3). This is followed again by successive addition of cells to the cluster (lines 5 and 6). In contrast to the algorithm presented in Fig. 3, a *Double head* is only inserted if at least one of the cluster weights is higher than the corresponding maximum load, while the opposite cluster weights crosses a predefined fraction α of the corresponding

```

1:  Do for all rows {
2:    Get n, row[1], ..., row[n] // array with all cells of the row
3:     $\gamma_{cl,n} = \gamma_{cl,p} = 0$ 
4:    Do for i = 1 to n {
5:       $\gamma_{cl,n} = \gamma_{cl,n} + \gamma_n(\text{row}[i])$ 
6:       $\gamma_{cl,p} = \gamma_{cl,p} + \gamma_p(\text{row}[i])$ 
7:      if ( $\gamma_{cl,n} > \beta_{max,n}$ ) or ( $\gamma_{cl,p} > \beta_{max,p}$ ) {
8:         $\gamma_{cl,n} = \gamma_n(\text{row}[i])$ 
9:         $\gamma_{cl,p} = \gamma_p(\text{row}[i])$ 
10:       insert Double head before row[i]
11:     }
12:   }
13:   Insert Double head
14: }
15: End

```

Fig. 3. Algorithm for insertion of mBBICS *Double head* cells

```

1:  Do for all rows {
2:    Get n, row[1], ..., row[n] // array with all cells of the row
3:     $\gamma_{cl,n} = \gamma_{cl,p} = 0$ 
4:    Do for i = 1 to n {
5:       $\gamma_{cl,n} = \gamma_{cl,n} + \gamma_n(\text{row}[i])$ 
6:       $\gamma_{cl,p} = \gamma_{cl,p} + \gamma_p(\text{row}[i])$ 
7:      //  $0 \leq \alpha \leq 1$ 
8:      if [ $(\gamma_{cl,n} > \beta_{max,n})$  and ( $\gamma_{cl,p} > \alpha * \beta_{max,p}$ )]
9:        or [ $(\gamma_{cl,n} > \alpha * \beta_{max,n})$  and ( $\gamma_{cl,p} > \beta_{max,p}$ )] {
10:        $\gamma_{cl,n} = \gamma_n(\text{row}[i])$ 
11:        $\gamma_{cl,p} = \gamma_p(\text{row}[i])$ 
12:       insert Double head before row[i]
13:     } else if ( $\gamma_{cl,n} > \beta_{max,n}$ ) {
14:        $\gamma_{cl,n} = \gamma_n(\text{row}[i])$ 
15:       insert Single head NMOS before row[i]
16:     } else if ( $\gamma_{cl,p} > \beta_{max,p}$ ) {
17:        $\gamma_{cl,p} = \gamma_p(\text{row}[i])$ 
18:       insert Single head PMOS before row[i]
19:     }
20:   }
21:   Insert Double head
22: }
End

```

Fig. 4. Algorithm for insertion of mBBICS *Double* and *Single head* cells

maximum load (line 8). The value of α should be determined in empiric studies.

If only one of the cluster weights reaches the maximum load while the opposite weight is lower than the predefined fraction, a corresponding *Single head* is inserted (lines 14 and 17) and only the related cluster is reformed (lines 13 and 16). The addition of a *Single head* is realized in the same way as for the *Double head* described above.

C. Final Steps

After the head cells have been inserted in all rows, tail cells are added. Thereby, PMOS type tail cells are added on the right side of a row and NMOS type ones on the left side. The number of tail cells in each row depends on the amount of heads each mBBICS tail can monitor [9]. However, each row has at least one tail of each type. Additionally, the netlist of the design is updated.

Finally, the whole design is routed by an automatic routing tool. Thereby, also the bulk connections of each standard cell are routed with its corresponding head cell.

IV. CELL IMPLEMENTATION

This section presents the applied technology and the implemented cells.

A. Technology

All designs have been realized in a commercial 180 nm technology with Triple-well option. The nominal voltage is 1.8 V, the minimum transistor length is 180 nm and the minimum width is 220 nm.

B. Standard cells

The BBICS approach requires that all monitored transistors are located in a P- or N-well. Hence, it was necessary to create

a standard cell library that complies with this requirement. Fig. 5 depicts the layout of a NAND2 and an INV standard cell which are realized in a Triple-well process. The standard cell height was defined with 16.5 μm .

As can be identified in Fig. 5, the Triple-well structure of the NMOS devices as well as the N-well of the PMOS devices are not closed within the cell. Hence, this closing has to be realized by filler cells or mBBICS head cells. Further, the bulk contacts are pins that can be connected during the routing process.

All cells have been characterized by the tool Synopsys SiliconSmart [23].

C. Layout of mBBICS head cells

This subsection presents the layouts of the head cells of the mBBICS.

1) Double head

The *Double Head*, introduced in section III, contains both PMOS and NMOS heads in the very same cell. Fig. 5 depicts the layout of this cell. The size of the cell is dominated by the required minimum distances between wells of same (MinD_{eq}) and different potential (MinD_{diff}). Further, its NMOS devices are not realized in Triple-well. The connections (pink wires) between the input pins bulk_{NMOS} and bulk_{PMOS} and the corresponding bulk connections of the monitored cells NAND2 and INV had been added only during routing. The width of the cell is 12.6 μm .

As mentioned in the previous subsection, the *Double head* also contains structures to close the N-wells and Triple-wells of the neighbor standard cells (see left and right corners of the




Fig. 5. Layout of *Double head* cell and NAND2 and INV standard cells. The bulk connections (pink wires) had been added during routing. MinD_{diff} and MinD_{eq} indicate minimum distances between wells with same and different potential.




Fig. 6. Layout of a) NMOS *Single head* cell, b) PMOS *Single head* cell

Double head cell in Fig. 5).

2) Single head

Fig. 6 depicts the NMOS and PMOS *Single head* cells. The width of the NMOS version is 8.2 μm , while its PMOS counterpart has the same width as a *Double head*, *i.e.*, 12.6 μm . This difference in size follows from the required minimum distances of N-wells with same and different potential, as mentioned in the previous subsection. Given that the NMOS head applies no PMOS devices and no Triple-well, it can be realized with smaller area.

Further, both cells contain again structures to close the N-wells and Triple-wells of neighbor cells.

D. mBBICS Sensibility estimation

The sensibility of the BBICS was estimated by using inverters. Initially, a chain of two inverters was created and a double exponential current pulse with $t_r = 1\text{ ps}$ and $t_f = 20\text{ ps}$ (see equation 1) was added to the drain of the 1st inverter in order to simulate the effects of a particle strike. Next, the value for the collected charge Q_{coll} was increased until an error occurred at the output of the 2nd inverter. Thus, the critical collected charge for particle strikes in NMOS and PMOS devices could be determined.

In the following step, the NMOS and PMOS mBBICS cells were connected with the bulks of the corresponding inverter's transistor and the estimated values for the critical charge were applied. Then, the amount of monitored inverters was increased in order to determine the maximum amount of device and thus, the maximum capacitive load the mBBICS can monitor.

The weight of each standard cell (see also section III) was directly related to the gate-bulk capacitances of its devices.

V. ANALYSIS

This section presents and discusses the results for the exploration of the proposed flow.




Fig. 7. Exemplary layout of the circuit c499 with *Double head* mBBICS

A. Environment

Automatic placing and routing was realized by the tool Cadence Encounter [24]. All scripts have been implemented in TCL. The designs are taken from the ISCAS benchmark suite [25] and were verified after application of the proposed flow. Fig. 7 depicts an exemplary result for the circuit c499 with inserted *Double head* and tail mBBICS cells.

B. Comparison of head insertion strategies

In a first attempt, the application of solely *Double heads* and mixed *Single* and *Double heads* was compared. Therefore, the maximum load was set to $\beta_{max} = 40$ minimum sized transistors for both mBBICS types and a layout aspect ratio of $AR = 0.5$ was chosen. During this analysis, the algorithm for mixed application of *Single* and *Double heads* was applied, whereas α varied between 0 and 1 (see algorithm in Fig. 4). It should be noted that the results for $\alpha = 0$ are identical to an application of solely *Double heads*.

The results shown in Fig. 8 indicate that the area offset improves for decreasing α , with achieving lowest offset for $\alpha < 0.8$. Further, for α values below 0.8 only *Double head* cells have been applied. This can be explained by the rather balanced NMOS and PMOS weights of the applied standard cells. Consequently, the number of required mBBICS for NMOS and PMOS devices is very uniform in each row. Thus, there is no gain in using cells with only one head. It should be




Fig. 8. Average increase of area for varying α , max. load of $\beta_{max} = 40$ (in terms of min. sized transistors), layout aspect ratio $AR = 0.5$ and mixed application of *Single* and *Double heads*.



Fig. 9. Area increase for layout aspect ratio $AR = 0.5$, solely application of *Double heads*, and max. load β_{max} of 40 min. sized transistors.

noted, that these results might differ for other standard cell libraries.

Following from the observed results, all further experiments were based on the solely application of *Double head* cells.

C. Impact of design

In the following analysis, the variation of the area offset for different designs was compared. The aspect ratio was set to $AR = 0.5$, β_{max} was defined with 40 minimum transistors, and only *Double heads* were inserted. The results are shown in Fig. 9.

The average area increase is 26.9 %, while the results vary between 22.8 % (c7552) and 31.7 % (c432). It follows that, as expected, the design has average impact on the area offset.

D. Maximum load

The next analysis focused on the reduction of the area offset if the maximum load of the mBBICS could be improved. The results might indicate guidelines for further optimizations of the mBBICS.

Fig. 10 shows that the area offset saturates for maximum




Fig. 10. Average increase of area for aspect ratio $AR = 0.5$, solely application of *Double heads*, and varying max. load β_{max} of the mBBICS heads.




Fig. 11. Average increase of area for different Aspect Ratio (AR) with max. load of $\beta_{max} = 40$ (in terms of min. sized transistors) and only DH cells.

loads above 100 minimum sized transistors at around 13%. This is expected as each row applies at least 2 tail circuits, resulting in a minimum area offset. Even though the minimal achievable area offset differs amongst the designs, e.g. 9.0% for c6288 and 18.7% for c432, the observed tendency is the same for all analyzed circuits.

Hence, it is recommended to develop mBBICS that can monitor at least 100 minimum sized transistors.

E. Aspect Ratio

The final analysis concentrated on the impact of the aspect ratio on the results. Therefore, each design was implemented with solely *Double head* mBBICS and a maximum load of $\beta_{max} = 40$ minimum sized transistors.

The results depicted in Fig. 11 show that the area offset varied from 24.0% for AR = 0.25 to 30.7% for AR = 1. Thus, there is only a low impact of the AR value on the results.

VI. CONCLUSION

Radiation-induced soft errors are a rising concern in designs realized in current nanometer CMOS technologies. mBBICS are a promising approach to circumvent these problems. This work proposes a flow that enables the automatic integration of the sensors into common designs, which is a mandatory step towards the application of this approach. It could be shown, that it is recommendable to use of cells that combine NMOS and PMOS head sensors. Further results indicate that mBBICS heads should be able to monitor at least 100 min. sized inverters in order to achieve an area increase of 13% or lower.

REFERENCES

- [1] O. S. Unsal, J. W. Tschanz, K. Bowman, V. De, X. Vera, A. Gonzalez, and O. Ergin, "Impact of parameter variations on circuits and microarchitecture," *IEEE Micro*, vol. 26, pp. 30-39, Nov-Dec 2006.
- [2] J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, "The impact of technology scaling on lifetime reliability," in *Dependable Systems and Networks, 2004 International Conference on*, 2004, pp. 177-186.
- [3] T. Karnik, P. Hazucha, and J. Patel, "Characterization of soft errors caused by single event upsets in CMOS processes," *IEEE Transactions on Dependable and Secure Computing*, vol. 1, pp. 128-143, Apr-Jun 2004.
- [4] R. C. Baumann, "Radiation-induced soft errors in advanced semiconductor technologies," *IEEE Transactions on Device and Materials Reliability*, vol. 5, pp. 305-316, Sep 2005.
- [5] N. D. P. Avirneni and A. K. Somani, "Low Overhead Soft Error Mitigation Techniques for High-Performance and Aggressive Designs," *Ieee Transactions on Computers*, vol. 61, pp. 488-501, Apr 2012.
- [6] S. Pontarelli, P. Reviriego, C. J. Bleakley, and J. A. Maestro, "Low Complexity Concurrent Error Detection for Complex Multiplication," *Ieee Transactions on Computers*, vol. 62, pp. 1899-1903, Sep 2013.
- [7] S. N. Pagliarini, G. G. dos Santos, L. A. D. Naviner, and J. F. Naviner, "Exploring the feasibility of selective hardening for combinational logic," *Microelectronics Reliability*, vol. 52, pp. 1843-1847, Sep-Oct 2012.
- [8] E. H. Neto, I. Ribeiro, M. Vieira, G. Wirth, and F. L. Kastensmidt, "Using bulk built-in current sensors to detect soft errors," *IEEE Micro*, vol. 26, pp. 10-18, Sep-Oct 2006.
- [9] F. Sill Torres and R. Possamai Bastos, "Detection of Transient Faults in Nanometer Technologies by using Modular Built-In Current Sensors," *Integrated Circuits and Systems, Journal of* vol. 8, pp. 89-97, 2013.
- [10] A. Simionovski and G. Wirth, "Simulation Evaluation of an Implemented Set of Complementary Bulk Built-In Current Sensors With Dynamic Storage Cell," *IEEE Transactions on Device and Materials Reliability*, vol. 14, pp. 255-261, Mar 2014.
- [11] Z. Zhang, T. Wang, L. Chen, and J. Yang, "A new Bulk Built-In Current Sensing circuit for single-event transient detection," in *Electrical and Computer Engineering (CCECE), 2010 23rd Canadian Conference on*, 2010, pp. 1-4.
- [12] F. Sill Torres and R. P. Bastos, "Robust modular Bulk Built-in Current Sensors for detection of transient faults," in *Integrated Circuits and Systems Design (SBCCI), 2012 25th Symposium on*, 2012, pp. 1-6.
- [13] N. H. E. Weste and D. M. Harris, *CMOS VLSI design : a circuits and systems perspective*, 4th ed. Boston: Addison Wesley, 2011.
- [14] C. M. Hsieh, P. C. Murley, and R. R. O'Brien, "A field-funneling effect on the collection of alpha-particle-generated carriers in silicon devices," *Electron Device Letters, IEEE*, vol. 2, pp. 103-105, 1981.
- [15] E. H. Neto, F. L. Kastensmidt, and G. Wirth, "Tbulk-BICS: A Built-In Current Sensor Robust to Process and Temperature Variations for Soft Error Detection," *IEEE Transactions on Nuclear Science*, vol. 55, pp. 2281-2288, Aug 2008.
- [16] R. P. Bastos, G. Di Natale, M. L. Flottes, and B. Rouzeyre, "How to sample results of concurrent error detection schemes in transient fault scenarios?," in *Radiation and Its Effects on Components and Systems (RADECS), 2011 12th European Conference on*, 2011, pp. 635-642.
- [17] F. Leite, T. Balen, M. Herve, M. Lubaszewski, and G. Wirth, "Using Bulk Built-In Current Sensors and Recomputing Techniques to Mitigate Transient Faults in Microprocessors," *Latw: 2009 10th Latin American Test Workshop*, pp. 147-152, 2009.
- [18] R. P. Bastos, G. Di Natale, M. L. Flottes, F. Lu, and B. Rouzeyre, "A New Recovery Scheme Against Short-to-Long Duration Transient Faults in Combinational Logic," *Journal of Electronic Testing-Theory and Applications*, vol. 29, pp. 331-340, Jun 2013.
- [19] R. J. Baker, *CMOS Circuit Design, Layout, and Simulation*: Wiley-IEEE Press, 2010.
- [20] J. G. M. Melo, F. Sill Torres, and R. P. Bastos, "Exploration of Noise Robustness and Sensitivity of Bulk Current Sensors for Soft Error Detection," presented at the CMOS Variability, 6th International Workshop on, Salvador, Brazil, 2015.
- [21] R. P. Bastos, J. M. Dutertre, and F. S. Torres, "Comparison of bulk built-in current sensors in terms of transient-fault detection sensitivity," in *CMOS Variability (VARI), 2014 5th European Workshop on*, 2014, pp. 1-6.
- [22] J. G. M. Melo and F. Sill Torres, "Exploration of Noise Impact on Integrated Bulk Current Sensors," *Journal of Electronic Testing*, vol. 32, pp. 163-173, 2016.
- [23] "SiliconSmart ACE User Guide," Version 2014.09 ed: Synopsys, Inc, 2014.
- [24] "EDI System Menu Reference," ed: Cadence Design Systems, Inc, 2012, p. 1168.
- [25] J. P. Hayes, M. C. Hansen, and H. Yalcin, "Unveiling the ISCAS-85 benchmarks: A case study in reverse engineering," *IEEE Design & Test of Computers*, vol. 16, pp. 72-80, Jul-Sep 1999.