




Statistische Analyse des Zeitverhaltens von CMOS Schaltungen und Modellierung von Parametervariationen

Frank Sill, Claas Cornelius, Dirk Timmermann

Statistical STA Basics




New Approaches for Delay Modeling and SSTA at MIS Gates




Probability Density Function (PDF)

Probability that gate delay has value x





Cumulative probability Distribution Function (CDF)

Probability that gate delay is lower than x



New Approach for SSTA on Multi-Input Gates:

As function of output signal results from multiplication of all input CDFs CDF is approximated as straight line => new CDF results from multiplication of all approximated straight lines of input signals



NAND2 in predictive 65nm BPTM technology


Library with Gaussian distribution of gate delays

Gate-Netlist


Statistical Static Timing Analysis (SSTA)
New Approach for SSTA on gates with multiple inputs

Dual Vt/To CMOS and Results

Dual Vt/To CMOS



Leakage or Delay Reduction by SSTA @ preoptimized Dual Vt/To CMOS circuits



University of Rostock, Germany

Department of Computer Science and Electrical Engineering

